Friday, February 15, 2008

Basic Terminology

Bus Cycle:
Defined from rising -edge to rising edge of transitions.
Bus Transfer:
A Read or Write operation of a data objects ,which may take one or more cycles.

Burst Operations:
Defined as one or more data transactions, initiated by a bus master.

No comments:

DISCLAIMER

Verilog Course Team does not warrant or assume any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed. No warranty of any kind, implied, expressed or statutory, including to fitness for a particular purpose and freedom from computer virus, is given with respect to the contents of this blog or its hyper links to other Internet resources. Reference in this blog to any specific commercial products, processes, or services, or the use of any trade, firm or corporation name is for the information, and does not constitute endorsement, recommendation, or favoring.

This blog provides information/ideas about AMBA AHB Bus Protocol.